

WHAT IS CLAIMED IS:

1. A multilayer electronic substrate manufactured by comprising: a first conductor layer arranged on an insulating substrate; an insulator arranged on said first conductor layer; a resistor arranged on said insulator; and a second conductor layer for sandwiching said resistor to be connected to said resistor; in which said resistor is trimmed so as to adjust an electric characteristic of a circuit; wherein:

a portion of said first conductor layer, which corresponds to a trimming portion of said resistor, is constituted by an insulating region.

2. A multilayer electronic substrate as claimed in claim 1 wherein:

said portion of the first conductor layer, which corresponds to the trimming portion of said resistor, is formed by a mask pattern printing operation when said first conductor layer is printed.

3. A multilayer electronic substrate as claimed in claim 1 wherein:

the portion of said first conductor layer, which corresponds to the trimming portion of said resistor, is formed by a trimming operation after said first conductor layer has been printed in a solid manner.

4. A multilayer electronic substrate as claimed in claim 1 wherein:

said insulating region is formed in an integral body with the insulator arranged between said first conductor layer and said second conductor layer.

5.       A multilayer electronic substrate as claimed in claim 1 wherein:

    said insulating region is separately formed with reference to the insulator arranged between said first conductor layer and said second conductor layer, and is inserted to be arranged.

6.       A multilayer electronic substrate as claimed in claim 1 wherein:

    a circuit pattern protection layer is provided in such a manner that said circuit pattern protection layer covers said insulator, said second conductor layer, and said resistor.

7.       A method of manufacturing a multilayer electronic substrate, comprising:

    a first step for arranging a first conductor layer on an insulating substrate;

    a second step for forming a gap in said first conductor layer;

    a third step for arranging an insulator on said first conductor layer and in said gap;

    a fourth step for arranging a resistor on said insulator, and a second conductor layer which sandwiches said resistor and is connected to said resistor; and

    a fifth step for trimming said resistor so as

to adjust an electric characteristic of a circuit and to form a trimming portion.

8. A manufacturing method of a multilayer electronic substrate as claimed in claim 7 wherein:

the gap of said second step is formed by a mask pattern printing operation when said first conductor layer is printed in said first step.

9. A manufacturing method of a multilayer electronic substrate as claimed in claim 7 wherein:

the gap of said second step is formed by a trimming operation after said first conductor layer has been printed in a solid manner in said first step.

10. A manufacturing method of a multilayer electronic substrate as claimed in claim 7 wherein:

after said fifth step for trimming said resistor so as to adjust the electric characteristic of the circuit and to form the trimming portion,

a sixth step is provided in which a circuit pattern protection layer is arranged on said first insulator, said resistor, and said second conductor layer.

11. A multilayer electronic substrate manufactured by comprising: a first conductor layer arranged on an insulating substrate; a first insulator arranged on said first conductor layer; a first resistor arranged on said first insulator; a second conductor layer for sandwiching said first resistor to be connected to said first resistor;

a second insulator arranged on said first insulator, said first resistor, and said second conductor;

a second resistor arranged on said second insulator, and a third conductor for sandwiching said second resistor to be connected to said second resistor; and

a circuit pattern protection layer arranged on said second insulator, said third conductor, and said second resistor; wherein:

said first resistor is trimmed so as to adjust an electric characteristic of a circuit and said second resistor is trimmed so as to adjust an electric characteristic of a circuit;

a portion of said first conductor layer, which corresponds to a first trimming portion of said first resistor, is constituted by a first insulating region; and a portion of said first conductor layer, which corresponds to a second trimming portion of said second resistor, is constituted by a second insulating region.

12. A multilayer electronic substrate as claimed in claim 11 wherein:

both the portion of said first conductor layer, which corresponds to the first trimming portion of said first resistor, and the portion of said second conductor layer, which corresponds to the second trimming portion of said second resistor, are formed by

a mask pattern printing operation when said first conductor layer is printed.

13. A multilayer electronic substrate as claimed in claim 11 wherein:

both the portion of said first conductor layer, which corresponds to the first trimming portion of said first resistor, and the portion of said second conductor layer, which corresponds to the second trimming portion of said second resistor, are formed by a trimming operation after said first conductor layer has been printed in a solid printing manner.

14. A multilayer electronic substrate as claimed in claim 11 wherein:

both said first insulating region and said second insulating region are formed in an integral body with the insulator arranged between said first conductor layer 3 and said second conductor layer.

15. A multilayer electronic substrate as claimed in claim 11 wherein:

both said first insulating region and said second insulating region are separately formed with reference to the insulator arranged between said first conductor layer and said second conductor layer.